iPhoneAlle anzeigen
iPhone 11iPhone 11 ProiPhone 11 Pro MaxiPhone 12iPhone 12 ProiPhone 12 Pro MaxiPhone 12 miniiPhone 13iPhone 13 ProiPhone 13 Pro MaxiPhone 13 miniiPhone 14iPhone 14 PlusiPhone 14 ProiPhone 14 Pro MaxiPhone 15iPhone 15 PlusiPhone 15 ProiPhone 15 Pro MaxiPhone 16iPhone 16 PlusiPhone 16 ProiPhone 16 Pro MaxiPhone 16eiPhone 8iPhone 8 PlusiPhone SE 2020iPhone SE 2022iPhone XiPhone XRiPhone XSiPhone XS Max
Galaxy A-SerieAlle anzeigen
Galaxy A12Galaxy A13Galaxy A13 5GGalaxy A14Galaxy A15Galaxy A16Galaxy A17Galaxy A17 5GGalaxy A20eGalaxy A21Galaxy A22Galaxy A23Galaxy A24Galaxy A25Galaxy A26 5GGalaxy A27 5GGalaxy A32Galaxy A33Galaxy A34Galaxy A35Galaxy A36 5GGalaxy A37Galaxy A40Galaxy A41Galaxy A42Galaxy A50Galaxy A51Galaxy A52Galaxy A53Galaxy A54Galaxy A55Galaxy A56 5GGalaxy A57 5GGalaxy A70Galaxy A71Galaxy A72
Redmi SeriesAlle anzeigen
Redmi 10Redmi 13CRedmi 15 5GRedmi Note 10Redmi Note 10 ProRedmi Note 11Redmi Note 11 ProRedmi Note 11 Pro Plus 5GRedmi Note 11sRedmi Note 12Redmi Note 12 5GRedmi Note 12 ProRedmi Note 12 Pro 5GRedmi Note 12 Pro PlusRedmi Note 13Redmi Note 13 5GRedmi Note 13 ProRedmi Note 13 Pro PlusRedmi Note 14Redmi Note 14 Pro PlusRedmi Note 15Redmi Note 15 5GRedmi Note 15 ProRedmi Note 15 Pro 5GRedmi Note 15 Pro Plus 5GRedmi Note 8 ProRedmi Note 9
- Startseite
Bücher Englische Bücher Wissen & Bildung Naturwissenschaft, Medizin, Informatik, Technik Technik Elektronik, Elektro- und Nachrichtentechnik Algorithms and Hardware for Error Correction Coding with High Coding Gain
Derzeit nicht verfügbar
Handgeprüfte Gebrauchtware
Bis zu 50 % günstiger als neu
21 Tage Widerrufsrecht
Algorithms and Hardware for Error Correction Coding with High Coding Gain
Stefan Scholl (Taschenbuch, Englisch)
Optischer Zustand
Beschreibung
The capability of transmitting information from one location to another is a vital part of the technical progress in our modern world. In numerous devices, like radio and TV, optical fiber, mobile telephony and internet, satellite and data storage, to mention just a few, data communication has the task of transmitting information reliably over an unreliable channel.
Devices for error correcting… coding are widely used to increase the reliability of links and to correct bit errors introduced by noisy communication channels. Error correcting coding employs
sophisticated decoding algorithms and due to high data rate requirements also efficient hardware implementations for these algorithms.
This thesis addresses error correction coding with very high coding gains. New algorithms, hardware architectures and efficient hardware implementations with low area and high data throughput in FPGA and ASIC are introduced.
This thesis uses mathematical optimization to characterize for the first time rigorously numerous standardized codes regarding their optimal coding gain. Additionally, optimization theory is used to analyse the optimal receiver combining demodulation and decoder in a single optimization problem and to model decoding heuristics. The thesis introduces a new maximum likelihood decoding algorithm to solve these optimization problems by employing sophisticated branch and cut techniques and an advanced simplex algorithm, that outperforms the runtime of state-of-the-art solvers like CPLEX by a factor of 10x-20x.
A new heuristic is presented for soft decision decoding of Reed-Solomon codes, that enables an efficient hardware implementation while having a large coding gain. Different hardware architectures for the building blocks of such a decoder are introduced, including sorting, matrix generation and matrix diagonalization. In three implementation design studies for FPGA the superior performance of this approach is demonstrated. It achieves coding gains of up to 1.3 dB with affordable hardware complexity.
The problem of low coding gain for short LDPC codes is tackled by a new decoding heuristic, that is employed in a special configuration and keeps the average complexity low. The algorithm achieves gains of up to 1.6 dB. Serial and parallel architectures for the approach are introduced and synthesized for 28~nm ASIC technology. The implementation copes efficiently with the challenge of ``dark silicon''. Dieses Produkt haben wir gerade leider nicht auf Lager.
Handgeprüfte Gebrauchtware
Bis zu 50 % günstiger als neu
21 Tage Widerrufsrecht
Technische Daten
Erscheinungsdatum
02.04.2018
Sprache
Englisch
EAN
9783959740821
Herausgeber
RPTU Rheinland-Pfälzische Technische Universität Kaiserslautern Landau
Serien- oder Bandtitel
Forschungsberichte Mikroelektronik
Sonderedition
Nein
Autor
Stefan Scholl
Seitenanzahl
134
Auflage
1
Einbandart
Taschenbuch
Auf gebrauchten Artikeln oder Originalverpackungen sichtbare Umwelt-, Nachhaltigkeits- oder Zertifizierungsangaben stammen aus der ursprünglichen Herstellerkennzeichnung. Sie stellen keine eigene aktuelle Umwelt- oder Nachhaltigkeitsaussage von rebuy dar. Maßgeblich für das Angebot sind ausschließlich die von rebuy in der Artikelbeschreibung angegebenen Produkteigenschaften.
-.-
★★★★★
☆☆☆☆☆ Leider noch keine Bewertungen
Leider noch keine Bewertungen
Sicher bei rebuy kaufen
Schreib die erste Bewertung für dieses Produkt!
Wenn du eine Bewertung für dieses Produkt schreibst, hilfst du allen Kund:innen, die noch überlegen, ob sie das Produkt kaufen wollen. Vielen Dank, dass du mitmachst!
Sicher bei rebuy kaufen